LXD31K4

Four channels 310 Msps ADC and DAC with 16-bits resolution

The LXD31K4 provides four 16-bit A/D channels with up to 310 Msps data rate and four 16-bit D/A channels with up to 310 Msps data rate with a 1.24 Gsps update rate. This is the only FMC card on the market to offer this number of channels with LVDS digital signalling interfaces. The design is based on the Analog devices AD9652 analog to digital converters and the Analog devices AD9142A digital to analog converters.

Analog input and output
Depending on the application requirements it is possible to order the LXD31K4 with either a DC coupled input or an AC coupled analog front end. The DC coupled interface is meant for signal acquisitions and playback in the first Nyquist zone while the AC coupled inputs also offers the option for signal acquisition and playback in the second Nyquist zone.

16 bits
Both the ADC and DAC offer 16-bits resolution further contributing to achieve best in class signal to noise ratios.

LVDS signaling
Both the ADC and DAC device make use of LVDS signaling for their data interfaces. This allows easy integration of the LXD31K4 into user FPGA designs

without the need to acquire expensive and complex JESD204B interface cores. Furthermore the pinout is chosen in a way that it will work on most of the partial implementations of the high pin count connectors on Xilinx development boards as well as the Logic-X FPGA FMC carrier boards.

Clock tree
The onboard low noise clock generator ensures easy integration into small single board systems as well as standalone operation. For larger systems it is possible to easily synchronize multiple boards by providing an external reference clock. This is a special feature offered by the onboard clock pll.

Applications
Systems that will benefit greatly from this product are:
- MIMO Applications
- Digital Beam Forming
- Experimental Physics
- Analog record and playback systems
- Aerospace and test instrumentation
- Radar waveform generators and receivers
- Medical systems
- Telecommunication systems
- Software defined radio (SDR)

Key Features:
- FPGA Mezzanine (HPC)
- 4 channels DAC
- 1240 MHz DAC update rate
- 4 channels ADC
- 310 MHz ADC update Rate
- 16-bit Resolution
- AC or DC coupled
- LVDS signaling
- Flexible clock tree
- External Trigger input or output
- Advanced power monitoring
- VITA 57.1 and 57.4 compatible

LOGIC-X

THE POWER OF LOGIC

1.0

LXD31K4 *Four channels 310 Msps ADC and DAC with 16-bits resolution*

Specifications

Analog input
- AC or DC coupling
- Bandwidth AC 10 MHz -400 MHz
- Bandwidth DC DC -200 MHz
- AC Full scale input power +12 dBm
- DC Full scale input power +6 dBm
- Impedance 50 Ω
- SSMC or MMCX (default) connector

Analog output
- AC or DC coupling
- Bandwidth AC 10 MHz -400 MHz
- Bandwidth DC DC -200 MHz
- AC Full scale output power +0 dBm
- DC Full scale output power +6 dBm
- Impedance 50 Ω
- SSMC or MMCX (default)

### Analog to Digital Conversion
- FS = Max 310 Msps
- 16 bits
- SNR @ 70MHz 75 dFs
- SFDR @ 70MHz 87 dBc
- SNR @ 170MHz 73.7 dFs
- SFDR @ 170MHz 85 dBc
- ENOB @ 70MHz 12 bits

Digital to Analog conversion
- FS = Max 1.24 Gsps
- Data rate = Max 500 Msps
- 16 bit
- SFDR @ 200MHz 85 dBc

Mechanical
- Vita 57.1 High Pin Count FMC
- Vita 57.4 compatible
- Convection and conduction cooled
- SSMC or MMCX connectors

Block diagram:

SYNC/IO

ADC — AC/DC — AD9652 — Multiplex X4 — AA0-AA7 / 8 — ADCA_CLK
ADC — AC/DC
ADC — AC/DC — AD9652 — Multiplex X4 — AB0-AB7 / 8 — ADCB_CLK
ADC — AC/DC

CLK REF — XTAL — MUX — Clock tree — SPI — FMC HPC Vita 57.1

DAC — AC/DC — AD9142A — DACA_CLK, DA0-DA15 / 16, DACA_FRAME
DAC — AC/DC
DAC — AC/DC — AD9142A — DACB_CLK, DB0-DB15 / 16, DACB_FRAME
DAC — AC/DC

Legend:
- Connector — analog
- device — LVDS / CMOS

EEPROM — I2C
I2C-IO / Monitoring — PC9517

Compatible with LXF90K0

LOGIC-X

THE POWER OF LOGIC

1.0